PLL & Timing Glossary

Altera® StratixTM devices have enhanced phase-locked loops (PLLs) that provide designers with flexible system-level clock management that was previously only available in discrete PLL devices. Stratix embedded PLLs meet and exceed the features offered by these high-end discrete devices, reducing the need for other timing devices in the system. This document provides a glossary of PLL and timing terminology.